
Towards automatic parallelization of sequential programs and efficient use of resources in HPC centers

High-Performance Computing (HPC) is becoming increasingly required by scientists of all branches in order to achieve their desired research results. However, carrying out their research in an HPC center can be a difficult task when they are new to parallel programming. These users need support in the parallelization and optimization of their codes, in order to obtain reliable results as well as make efficient use of the available resources. For this purpose, a novel code analyzer for automatic parallelization of sequential codes is presented, focused on resource management of a supercomputing center, where efficient scheduling decisions and energy saving become key challenges. Thus, this paper aims to introduce the analyzer so as to demonstrate the importance of using it, specially in terms of efficiency, when running parallel codes in HPC centers.

Fuente de la publicación:

Javier Corral-García, José-Luis González-Sánchez and Miguel A. Pérez-Toledano. Towards Automatic Parallelization of Sequential Programs and Efficient Use of Resources in HPC Centers. *Proceedings of the 2016 International Conference on High Performance Computing & Simulation. IEEE HPCS 2016*. Innsbruck, Austria. July 18-22, 2016. ISBN: 978-1-5090-2087-4, electronic ISBN: 978-1-5090-2088-1. pp 947-954. DOI: 10.1109/HPCSim.2016.7568436

Noticias relacionadas:

- [COMPUTAEX presenta una ponencia en el Congreso HPCS 2016](#) [1].

URL del

envío: <https://web.computaex.es/enlaces/publicaciones/towards-automatic-parallelization-sequential-programs-and-efficient-use>

Enlaces

[1] <http://www.cenits.es/noticias/18072016-computaex-presenta-ponencia-congreso-hpcs-2016>